DE1SoC (Cyclone 5), SDRAM sharing between HPS and FPGA

I'm trying to share read and write access to the SDRAM between HPS and FPGA of a DE1SoC Dev board (Cyclone 5). Attached is the system I created in Platform Designer 19.1. Basically, I have an AXI4 fr...