Forum Discussion

New Contributor

5 years ago

Solved

DE10-Nano ethernet port datasheet

Hi, Please provide me a technical information about the RJ45 port (pinout, magnetics connections, magnetic polarity markings) of DE10-Nano board. I wonder if the polarity markings of the magnetics ...

AR_A_Intel
5 years ago
Hello

Welcome to INTEL forum. The DE-10 nano fpga Board belong to Terasic. It would be better if you could contact Terasic for enquiry related to connections for Terasic board. https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=12&No=20

Please accept my apologies for not being able to assist you fully as this is out of my expertise.

AR_A_Intel

Super Contributor

5 years ago

Hello

Welcome to INTEL forum. The DE-10 nano fpga Board belong to Terasic. It would be better if you could contact Terasic for enquiry related to connections for Terasic board. https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=12&No=20

Please accept my apologies for not being able to assist you fully as this is out of my expertise.

Cuong_Nguyen
New Contributor
5 years ago
Hi AabdRahman_A_Intel,

I found another solution for my issue. Anyway, thank you very much for your help.

Forum Discussion

DE10-Nano ethernet port datasheet

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA