DE1-SoC SDRAM Timing Parameters For QSYS

Is there a definitive source for the timing parameters to enter into QSYS for the DDR3 SDRAM on the HPS? Regards, Tony.