Forum Discussion

New Contributor

6 years ago

DDR4 interface signal test abnormal

Hi: During the test of the DDR4 controller, we found that the data write DQ signal was abnormal, but the timing of the data read was normal and the data read was correct. The cause of the abnormal d...

BoonT_Intel

Frequent Contributor

6 years ago

Hi are you using Arria 10 device.

See if it is impact by this issue-> https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/solutions/fb292783.html

You may try the suggested workaround.

Forum Discussion

DDR4 interface signal test abnormal

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA