DDR4 interface signal test abnormal

For the current test, the interface timing calibration occasionally has a calibration failure, but recalibration after the failure can be passed. After the calibration is completed, the data read and write access test data can be transmitted normally, and there is no data error in the data verification. Only the oscilloscope observes the write timing is not normal