SB_SNew Contributor7 years agoDDI Port mapping to FPGA Pins For DDI port , should I need to use the transceiver pins(1C bank) or differential pins of 2L bank of 10AS016?
CheepinC_alteraRegular Contributor7 years agoHi, as I checked with the A10 DisplayPort IP, the "Maximum lane count" support value of 1, 2 and 4. Therefore, there should be no issue to support 2 lanes.
Recent DiscussionsMandelbrot viewer on Cyclone V - Platform Designer layoutSlow Runtime Performance in FIL Implementation on DE2-115 Using EthernetDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Stratix 10 GX SI Board - issue with the Board Test System (BTS)Stratix 10 Development Kit HiLo connector