SB_SNew Contributor7 years agoDDI Port mapping to FPGA Pins For DDI port , should I need to use the transceiver pins(1C bank) or differential pins of 2L bank of 10AS016?
CheepinC_alteraRegular Contributor7 years agoHi, as I checked with the A10 DisplayPort IP, the "Maximum lane count" support value of 1, 2 and 4. Therefore, there should be no issue to support 2 lanes.
Recent DiscussionsAXC3000 Agilex 3 boardDK-DEV-AGI027RES Install PackageAgilex 5 reconfigurable PLL - emifRegarding data for the Altera Arria V GX FPGA development kitAccess to System MAX design for Agilex 5 kitSolved