Forum Discussion
Datasheet about Delay of a single Lookup Table and Clock edge Transition Time
Hi everyone, I am using Cyclone V 5CSEMA5F31C6NF device to emulate a variable delay line with timing resolution of 200ps.
To do so I may probably use fast local interconnect and LUT to mimic the tapped delay line in DLL.
This method relied heavily on global clock rising and falling time and timing model of a signle LUT. Unfortunately, I have not found information about the specific values or ranges of delay values in Cyclone V Device Handbook Volume 1.
May I ask if any people know where I can sort out this information or there is no detailed info about delay but I shall measure myself?
Thanks!
Mingqiang
4 Replies
- KhaiChein_Y_Intel
Regular Contributor
Hi,
You may report timing with full path.
Thanks.
Best regards,
KhaiY
- cosx
Occasional Contributor
Thank you!
- KhaiChein_Y_Intel
Regular Contributor
Hi Mingqiang,
You may see the value of rise time/fall time in Timing Analyser > Reports > Datasheet > Report Datasheet
Example of the report:
Thnaks
Best regards,
KhaiY
- cosx
Occasional Contributor
Hi KhaiY,
Thank you very much!
However, may I know if there is any data about LUT propogation delay time?
If not, I will measure myself!
Thanks!
Mingqiang