Forum Discussion

Occasional Contributor

7 years ago

CYCLONE5 SOC - Eth1 timing problems at 1 gbps

HI, I attempts to use my HPS Emac1 port in GMII, connected to micrel PHY. I have a running Angstrom distro, after boot it runs fine at 100 mbps only. At 1Gbps, it depends of compilation! I try many c...

FawazJ_Altera

Frequent Contributor

7 years ago

Hello,

May I know how did you connect the MAC to the external PHY? which clock did you use?

Forum Discussion

CYCLONE5 SOC - Eth1 timing problems at 1 gbps

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work