Cyclone V Transceiver Native PHY IP Core

Question

Hello, by the Cyclone V Transceiver Native PHY IP Core is the Transceiver Reconfiguration Controller optional ? can i left the Reconfiguration output signals Open and the inputs putted to zero.

PS . I don't need to dynamically change reference clocks, PLL connectivity, and the channel configurations at runtime.

sengkok_l_intel · Answer

Hi,

Even if there are no reconfigurations at runtime, this still needs to connect the Transceiver Reconfiguration controller to the Native PHY. You can't just leave it open without connecting or put to zero.

Regards -SK

s_healthineers · Answer

Thanks for the quick response SK Lim,

is it enough if I connect the transceiver with the reconfiguration controller and control only the mgmt_clk_clk and mgmt_rst_reset ? or i have to do also something with the communication interface read/write ?

sengkok_l_intel · Answer

​Yes, you just need to hook up the signals accordingly, and control only the clk and reset signals will do. Regards -SK Lim

s_healthineers · Answer

​Thanks SK Lim 😊

Forum Discussion

Cyclone V Transceiver Native PHY IP Core

4 Replies

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work