Cosinus
New Contributor
5 years agoCyclone V SoC - Verify RX PHY clocks (Ethernet)
Hi
I am occupied with the baremetal ethernet implementation on a Cyclone V SoC DE10 nano board.
In the 'Cyclone V Hard Processor System Technical Reference Manual' (cv_5v4 2019.06.14) (chapter ‘EMAC HPS Interface Initialization’ on page 18-66) is the following instruction:
“3. Bring the Ethernet PHY out of reset to verify that there are RX PHY clocks.”
How is it possible to verify if there are RX PHY clocks by means of SW? Since I am using the EMAC1 the RX PHY clock is connected to Pin ‘RGMII1_RX_CLK’ of the HPS portion. I also tried to read the ALT_EMAC1_GMAC_SGMII_RGMII_SMII_CTL_STAT_ADDR register to check the link to the PHY. Is this the correct way? Unfortunately I read just 0x0000 which seem to be the reset values.
Kind regards
Dan