Cyclone V: leakage current of Vref pins

Hello, I'm designing a very compact design with a 5CEFA4 Cyclone V FPGA and a single DDR3 chip. Following the Micron and Intel guidelines, I chose to not use VTT termination and to use only a simpl...