OItshNew Contributor6 years agoCyclone 10 GX EMIF IP clock Why is the clock frequency used is 21.186MHz? Can you explain how was it calculated?
OItshNew Contributor to sstrell6 years agoCyclone 10 GX dev kit schematic and in the manual. REFCLK_EMIF is 21.186MHz [image: image.png]
OItshNew Contributor to sstrell6 years agoCyclone 10 GX dev kit schematic and in the manual. REFCLK_EMIF is 21.186MHz [image: image.png]
Recent DiscussionsAgilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_AlteraAgilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPsSyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series designR-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not workPCIe Root Complex on DK-A5E013BM16AEA
New ContributorNew ContributorNew Contributor
