Forum Discussion

Occasional Contributor

5 years ago

Cyclone® 10 GX Avalon streaming Hard IP for PCIe* Design Example

I am building this design example. I have two problems: ONE: reference to file in modelsim.tcl do msim_setup.tcl # ** Error: couldn't read file "./../common/./../../../../pcie_example_design...

BoonT_Intel

Frequent Contributor

5 years ago

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Forum Discussion

Cyclone® 10 GX Avalon streaming Hard IP for PCIe* Design Example

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA