Critical Warning: DDR Timing requirements not met

I have built a FPGA design with NIOS. But there are some timing warnings as below: Critical Warning: DDR Timing requirements not met Overwriting existing clock: <Clock Name> When I was debuggin...