Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Clock signal in De2-115

I am using DE2-115 development board. I have written a verilog code where I am trying to generate a sequence of 1' and 0's using the clock frequency of 50MHz and I am getting the output as shown in t...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

I imagine it also has something to do with the speed of the IO transistors. I do not know what the slew rate of these transistors is, but someone else might know. Try looking at each clock on the same division settings. I think you will see each edge has about the same slope.