Clock sharing between the Arria 10 Transceiver Banks

Hi, We have Arria 10 SoC design,where we are using 4 high speed transceiver channels from each bank(1E,1F,1C,1D) . 4 Transceiver PHY IPs are used to configure the 4 channels from each banks. My ques...