Chess digital clock with VHDL using FPGA

I whant to creat a VHDL code that woek like Chess digital clock to use it on FPGA