Forum Discussion

New Contributor

7 years ago

Can you provide more detail of the SEU vulnerabilities for the Cyclone 10 GX?

Your Single Events Upsets page mentions that SEUs do not include latch-up in intel FPGAs. Has the Cyclone 10 GX (20nm process technology) been tested for SEL? What test conditions were used to test...

JohnT_Altera

Regular Contributor

7 years ago

I am sorry to tell you that we do not performed any SEL.

Forum Discussion

Can you provide more detail of the SEU vulnerabilities for the Cyclone 10 GX?

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work