Can you provide more detail of the SEU vulnerabilities for the Cyclone 10 GX?

Your Single Events Upsets page mentions that SEUs do not include latch-up in intel FPGAs. Has the Cyclone 10 GX (20nm process technology) been tested for SEL? What test conditions were used to test...