OldMartyNew Contributor2 months agoCan Instantiation components be repeated easier?? Hi all, When Instantiating multiple components, my U1,U2,U3 "adders" would be as follows: U1 : Adder Port map ( A => A, B => B, Sum => Sum)...Show More
KennyT_alteraSuper Contributor2 months agoDo you have further question beside the answer provide above?
Recent DiscussionsStratix 10 FPGA Dev Kit VCCIO_FMC voltage issueA question about reading the configuration space of the R-Tile PCIe IP EPnCONFIG and nSTATUS,CONF_DONE always LOW EP4CE6Flash Loader IP not loaded on device 1?DE10-Lite and sdram controller ip