Forum Discussion

Occasional Contributor

4 years ago

Calibration failure for DDR4 EMIF in arria 10 SoC development kit

Hi, I am getting calibration failure for DDR4 EMIF in arria 10 SoC development kit.. What is the reason for getting failure? Can anyone give solution for error?

yoichiK_altera

Contributor

4 years ago

Probably the pin location or memory parameter's are mistaken.

Please take an advantage of using the preset of targeting Arria10 SoC devkit for DDR4 EMIF example design. This will generate 100% guaranteed functional design. Please follow the link for the detail.

https://www.intel.com/content/www/us/en/programmable/documentation/pvu1502901260167.html#mhi1440164255731

srinivasan

Occasional Contributor

4 years ago

Hi,
Eventhough I am selecting the same the arria 10 SoC development kit from preset...but I am getting the calibration failure..
If so possible ,can u please share your EMIF traffic gen working project...

yoichiK_altera
Contributor
4 years ago
Hi

Which of FGPA EMIF or HPS EMIF are you referring to ?
- srinivasan
  Occasional Contributor
  4 years ago
  Hi,
  Fpga EMIF for arria 10 SoC development kit
  - yoichiK_altera
    Contributor
    4 years ago
    please try to use the attached design. the design was created by Quartus pro 20.4 version.
    ed_synth_20_4_0_72.qar1.1 MB

Forum Discussion

Calibration failure for DDR4 EMIF in arria 10 SoC development kit

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

CXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)

Agilex5 HPS2FPGA usage

Mandelbrot viewer on Cyclone V - Platform Designer layout