ZhiqiangLiang
Occasional Contributor
6 months agoAvalon-MM Clock Crossing Bridge parameters setting
Hi,
My FPGA model is Cyclone 10 LP 10CL120YF484.
on Platform Designer, NIOS frequency is 80MHz, and my IP is 160MHz.
In NIOS C code, I would like to read/write registers of my IP.
In my design, I would like to add a Avalon-MM Clock Crossing Bridge between NIOS and my IP.
The questions are:
1) what do those parameters mean in Avalon-MM Clock Crossing Bridge setting?
2) in my design(NIOS 80MHz, IP 160MHz), how to set those parameters?
3) If no parameters can make my design work, what NIOS frequency should I set?