Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Audio CODEC AIC23 vhdl/verilog

Hello, We have a Altera EP2S60 development board (http://www.altera.com/products/devkits/altera/kit-dsp-2s60.html) , which has a Stratix II FPGA and AIC23 Audio CODEC. Altera does not have any contro...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Hi Blue Sky,

Please update the aic23_avalon_mm_ctrl.v file as following:

Replace line# 56:

if (~wr_n)

with

if (~wr_n & ~waitrequest).

This protect av_data when wr_n assertion comes too early.

BTW. If you have some about Ethernet, please post on the forum. I have no experience of it and I can not reach you through e-mail…