Forum Discussion

Occasional Contributor

5 years ago

Arria10 Transceiver PHY basic design with 10GBase-R protocol example

Hi, Does anyone have a simple example Arria10 Transceiver PHY basic design with the 10GBase-R protocol? I have already managed to simulate the Arria10 Transceiver PHY with a basic(standard PCS) p...

Deshi_Intel

Regular Contributor

5 years ago

HI,

FYI... Intel is already offering few Ethernet 10G IP solution directly with below example design link.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-20016.pdf

You can check it out instead of building your own Ethernet design solution

Thanks.

Regards,

dlim

Forum Discussion

Arria10 Transceiver PHY basic design with 10GBase-R protocol example

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA