Forum Discussion
GuaBin_N_Intel
Contributor
7 years agoIn your design, the signal "OUTPUT[0]" is fix to IO register (refer to Fitter report>Resource Section>Output Pins>Output Register) which means only IO delay chain option can adjust the delay to external pin. So, I dont think it will change if the delay is set to zero (fastest route) even you change your output constraint.