Forum Discussion

Occasional Contributor

6 years ago

Arria 10 SX LVDS SERDES with global clocks?

I am trying to determine if a certain FMC ADC board is compatible with a 3rd party Arria 10 SX FMC carrier card, transceiver speed grade 2, fpga fabric speed grade -1. The ADC board has 4 source sync...

Rahul_S_Intel1

Frequent Contributor

6 years ago

Hi ,

Kindly let me know, if you need further assistance.

Forum Discussion

Arria 10 SX LVDS SERDES with global clocks?

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA