Forum Discussion

PHJ's avatar
PHJ
Icon for Occasional Contributor rankOccasional Contributor
7 years ago
Solved

Arria 10 SoC DevKit: Can I drive DB-9 RS-232 port from HPS UART0 ?

The user guide indicates that this is available after FPGA configuration. What needs to be configured for this to work ? ​Does the GSRD support this ?
  • PHJ's avatar
    PHJ
    7 years ago

    ​Hi,

    I now have the HPS UART0 routed through the FPGA OK to the DB9 RS-232 port.

    The UART_RS232 soft IP is not required in the FPGA.

    My problem here was caused by the RS-232 PHY on the dev board operating in an auto-shutdown mode that meant that the external tx/rx loopback test I was attempting would never wake the PHY.

    Thanks,

    Paul

PHJ's avatar
PHJ
Icon for Occasional Contributor rankOccasional Contributor
7 years ago

​Hi,

I now have the HPS UART0 routed through the FPGA OK to the DB9 RS-232 port.

The UART_RS232 soft IP is not required in the FPGA.

My problem here was caused by the RS-232 PHY on the dev board operating in an auto-shutdown mode that meant that the external tx/rx loopback test I was attempting would never wake the PHY.

Thanks,

Paul

corestar's avatar
corestar
Icon for Contributor rankContributor
5 years ago

Hello, I'm having a similar problem except I want to access the RS-232 via the DB-9 on J25. I see the TX line togging coming out of the FPGA but nothing shows up on the Teraterm on the PC. Works fine with JTAG UART, but that little window in the NIOS-II tools is really annoying.

Can you explain how you fixed the auto shutdown issue on the RS-232 Phy?

Recent Discussions