Forum Discussion

New Contributor

6 years ago

Arria 10: HPS Booting using DDR3

Hello, I am using a custom board which took design reference from Arria 10.We did changes in debug port and configured as UART1 , also included sd card booting and replaced DDR4 memory with DDR3 mem...

EBERLAZARE_I_Intel

Regular Contributor

6 years ago

Hi,

May I know the quartus version you are using and the DDR3 data sheet?

Forum Discussion

Arria 10: HPS Booting using DDR3

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work