Forum Discussion

New Contributor

8 months ago

Arria 10 GX dev kit-CvP Functionality

Hi everyone, I’m running into a problem with my Arria 10 GX development kit and hoping someone here can help. I’m trying to get the Configuration via Protocol(CvP) working within the PCIe Hard IP. I...

ug_a10_cvp_prop-683871-666700.pdf509 KB

Fpga Devkit

JohnT_Altera

Regular Contributor

7 months ago

Hi,

From the description, you have issue splitting the image to periperal jic and core rbf file.

May I know if you have recompile your design with CvP enable? Is your Quartus project follow the guide here https://www.intel.com/content/www/us/en/docs/programmable/683871/current/setting-up-the-cvp-parameters-in-device.html?

Forum Discussion

Arria 10 GX dev kit-CvP Functionality

Recent Discussions

yolov3_tiny_tf run_inference_stream problem

Looking for guidance on CXL IP access (university research, Agilex 7 I-series)

DE10-Lite and sdram controller ip

JTAG Chain Broken – Unable to Program Agilex 5 Modular Development Board

DK-DEV-AGI027RES Install Package