Forum Discussion

Contributor

5 years ago

Solved

arria 10 fpll can not work nomally

Hi sir, I am facing one strange problem, details as follows: 1. when I use gxp_dedicated_clock for the reference clock of the transceiver fpll, after power-on, cal_busy signal is low, b...

Deshi_Intel
5 years ago
HI,

There is known bug on pll_powerdown signal. You can checkout below KDB link
https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/hsio/2020/why-is-the-assertion-of-pllpowerdown-input-unable-to-reset-the-i.html

Thanks.

Regards,
dlim

Deshi_Intel

Regular Contributor

5 years ago

HI,

There is known bug on pll_powerdown signal. You can checkout below KDB link

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/hsio/2020/why-is-the-assertion-of-pllpowerdown-input-unable-to-reset-the-i.html

Thanks.

Regards,

dlim

Forum Discussion

arria 10 fpll can not work nomally

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

CXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)

Agilex5 HPS2FPGA usage

Mandelbrot viewer on Cyclone V - Platform Designer layout