Arria 10 FPGA Development Kit - FMC Connections/Signals

All i want is to connect several LVDS RX links, each consist of 1 Rx clock and 9 RX data lanes to maximum it rate of up to 1,600 b/sec for each lane in DDR mode. All LVDS signals of each interface o...