Forum Discussion

ramsoffer_123's avatar
ramsoffer_123
Icon for Occasional Contributor rankOccasional Contributor
1 year ago

Arria 10 EMIF example design error

hi everyone, im using Arria 10 GX development kit. im trying to learn EMIF example design. im using ARRIA 10 GX development kit with DDR4 HILO preset. memory parameters: memory clock freq:1066.6...
Fpga Devkit
AdzimZM_Altera's avatar
AdzimZM_Altera
Icon for Regular Contributor rankRegular Contributor
1 year ago

Hi Ram,


The example design should be able to support other clocks value.

If you are not sure about that, you can configure the EMIF IP setting with other clock value and run a compilation.

If the timing report shows that there is no issue with DDR timing, then the design should be okay.


I can suggest to run a DDR4 test with BTS application.

Also can you use latest Quartus release to run the test?


Regards,

Adzim