Forum Discussion

New Contributor

7 years ago

Arria® 10 SoC Development Kit LVDS SPEED of FMC IF

How fast is the LVDS signals of the board through the FMC interfaces designed for? When I saw the Table 5-21 and 5-22 of UG-20004, I thought I can use many LVDS signals about 100 pairs for my daughte...

Rahul_S_Intel1

Frequent Contributor

7 years ago

There is no specification for the low and high speed data rates/frequency for LVDS.

The only information available is to find the from the page no:22 of the below link

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-10/a10_datasheet.pdf

Forum Discussion

Arria® 10 SoC Development Kit LVDS SPEED of FMC IF

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work