Forum Discussion

nhadzic's avatar
nhadzic
Icon for New Contributor rankNew Contributor
1 year ago

Apparent size limit for "User hardware1" image on Stratix 10 GX FPGA L-Tile board

I am using a Stratix 10 GX FPGA L-Tile board (DK-DEV-1SGX-L-A) and I am burning the binary image to the "User hardware1" section of the on-board flash. So far, the device utilization has been under 2...
Fpga Devkit
nhadzic's avatar
nhadzic
Icon for New Contributor rankNew Contributor
1 year ago

Thank you for your response and don't worry about the delays.

Before I continue, I would like to confirm a few items:

  • I am using the Quartus Programmer to JTAG configure the FPGA and to burn POF images to the attached NOR flash. Is that what you mean by the "Flash Programmer tool"?
  • Is it possible to change the flash configuration in some way? It appears to me that the default configuration size (44,032 KB) is not sufficient to hold binary images for larger FPGA utilization rates.


I just restored my card to the factory fresh setting by using the avst.pof image from the factory_recovery folder. I will repeat my .BIN experiment now and will report the results.