Hi,The following reference design is based on 1SM21BH device.https://fpgacloud.intel.com/devstore/platform/19.1.0/Pro/an881-pcie-avmm-dma-gen3x16-ddr4-and-hbm2/We use Stratix 10 MX 1SM21CH device, so we cannot synthesize this reference design.I guess the difference is HBM controller interface because of the size.Could you please provide a version for 1SM21CH device?This reference is important to us, or we don't know how to access HBM2/DDR4 by PCIe driver.Thanks.

Example and reference designs are starting points. This design is specifically for the Stratix 10 MX dev kit. If you take this design, you can change the target device and regenerate the IP. Since you're probably building your own board, you would probably need to make assignment changes, such as pin locations, anyway.#iwork4intel

Yes, thanks @sstrell Hi @CHung as mentioned by sstrell, you can use the reference design as reference, eg, which component to instantiate in Qsys, and how its connect. Some modification on the top level to suit your board connection. Then make pin assignment change.

Got it.Thanks for your answers.

Hi Intel support,I've tried it. I modified the device and upgrade all IP.The sof could be programmed to the FPGA successfully.Besides, I install the Linux driver of this reference design.However, it doesn't work.Linux cannot recognize this FPGA board which has been connected to motherboard PCIe port.We followed the steps on this user guide:https://www.intel.com/content/www/us/en/programmable/documentation/sox1520633403002.html#lmm1520633289264Linux didn't find the FPGA PCIe device when we entered the following command: lspci -d 1172:000 -v | grep intel_fpga_pcie_drvWe have no idea what's wrong.Perhaps Linux driver needs to be update for the new device? Or the pin assignment of the reference design is wrong?Or sof file has some problems?Please help to check this sof and Linux driver on your board.For your reference, our project files is as follows. https://drive.google.com/file/d/1mJJYheW6pBN08tSwS4-lgF3XSJfcn-pz/view?usp=sharingThanks.

Hi do you run the $ lsmod | grep intel_fpga_pcie_drv to ensure the driver is install successful?

AN881 reference design need to be upgraded for device 1SM21CH.

54 Replies

BoonT_Intel
Frequent Contributor
6 years ago
Hi Sir,
I am still waiting for response from the author. Sorry for the delay.
- CHung
  Occasional Contributor
  6 years ago
  Hi Sir,
  
  We did a lot of experiments, e.g. to reduce the required BAR space, to rule out BIOS issues, motherboard issues, and Linux OS issues.
  Yesterday we find a reference design from Terasic, that design uses "PCIe hard IP hen3x8", and it works on our platform.
  But the reference design is only PCIe and on-chip SRAM.
  We still need a whole system like AN881 with HBM2.
  
  Therefore, we strongly doubt that the root cause is some bugs in PCIe hard IP+ gen3x16 (Quartus V19.3).
  Please help to forward the information to design author, and fix the issue of AN881 reference design.
  
  Thanks.
  - BoonT_Intel
    Frequent Contributor
    6 years ago
    Hi sir, do you have chance to run the TCL as mentioned in my previous comment?
BoonT_Intel
Frequent Contributor
6 years ago
Hi I noticed that in the reference design, there are script.zip, and one of the file is update_qsys_generated_files.tcl
Please update the parameters as below based on your current project
set PROJ_ROOTDIR "path of your project"
set QSYS_SYSTEM g3x16_hbm2_ddr4
set QUARTUS_VERSION 193
and then run the tcl and recompile the design.
- CHung
  Occasional Contributor
  6 years ago
  Hi,
  
  We just finished the experiment.
  The result is still the same after we use the script.
BoonT_Intel
Frequent Contributor
6 years ago
Hi Sir,
I am very sorry for the inconvenience caused.
When I discovered the tcl file, the MX board already pass to others. So, I don’t have chance to verify it by myself. And in timely manner, I give you the steps and try it at your side with the hope to get a positive result. I need some time to get the board back.
And today, I just received the latest design from the author, he claimed that this design is verified work at his side. I checked this design still using E2 which I believe he is using some prototype board that using E2 device. Thus, I change it to E1, regenerate the qsys and run the TCL. I am then compiling the design. So, I just pass the SOF to you. If you available, please help to give it a try with this SOF. Otherwise, I will queue to get the board and test it on my side.
From this latest design, I can see the BAR setting is turned on for BAR2 and BAR4 which I believe it’s more reliable.
I also attach the design QAR for your reference. This design is using 19.2. Anyway, you do not need to install 19.2 as for now. You can use 19.3 programmer to program the SOF and test it directly.
mx_PCie_forum.zip49.4 MB
- CHung
  Occasional Contributor
  6 years ago
  Hi,
  We have tested this with sof.
  It still doesn’t work at our side.
  Could the author provide the environment information like motherboard name, Linux version, and Quartus version? And try the the device exact the same with ours?
BoonT_Intel
Frequent Contributor
6 years ago
Hi author is using using an AMD GEN4 Workstation with Ubuntu version. He generated the SOF with 19.2
- CHung
  Occasional Contributor
  6 years ago
  Hi,
  
  OK.
  We also tried Ubuntu and Quartus 19.2.
  So it seems not an environment issue.

Forum Discussion

AN881 reference design need to be upgraded for device 1SM21CH.

54 Replies

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA