Forum Discussion

New Contributor

6 years ago

AN881 HBM2 two channels reading data not align on 1SM21CH

Hi, I recompiled AN881 for S10 MX 16G HBM2 p/n 1SM21CHU1F53E1VG on Q19.2 Pro. When I did 1st read of HBM2, I saw both hbmc_axi_0_0_rlast and hbmc_axi_0_0_rvalid were aligned to hbmc_axi_0_1_rlast ...

stp1_read_addr100_getffffffff.7z49 KB

stp1_read_addr0_getffffffff.7z49 KB

NurAida_A_Intel

Frequent Contributor

6 years ago

Hi RYuan,

Thank you for joining this Intel Community.

Please allow me sometime to look into your issue. I shall come back to you with findings.

Thank you for your patience.

Regards,

Aida

Forum Discussion

AN881 HBM2 two channels reading data not align on 1SM21CH

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA