Forum Discussion

Honored Contributor

11 years ago

altera_pcie_gui.exe

Has anyone has success in running the above GUI ... I is the performance demo for the Stratix V 256 DDR demo and requires .NET and Visual Studio's run time libraries. Neither myself or the systems...

CDai0

New Contributor

6 years ago

I have the same issue, were you able to resolve this?

Forum Discussion

altera_pcie_gui.exe

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA