Forum Discussion

New Contributor

5 years ago

Altera MaxV Cpld

Getting started with Altera MaxV CPLD with quartus2. What are all the pre-requisites that I supposed to be ready with? Also, suggest the computational methods for data manipulation like Avg, normaliz...

EngWei_O_Intel

Frequent Contributor

5 years ago

Hi Kishore

You need to check on the hardware and software requirement to start off with, which is stated in the link below:

https://www.intel.com/content/www/us/en/products/programmable/cpld/max-v.html

There are also couple of design guideline which can be obtained from the documentation site:

https://www.intel.com/content/www/us/en/programmable/products/cpld/max-series/max-v/support.html

Thanks.

Eng Wei

EngWei_O_Intel
Frequent Contributor
5 years ago
Hi Kishore

We do not receive any response from you to the previous answer that have been provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Eng Wei

Forum Discussion

Altera MaxV Cpld

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA