Forum Discussion
Occasional ContributorAltera Max, reset at startup?
- Hi,
according to project files, you are using MAX7000. It's a long time that I designed with the device family, if I remember right, it involves an internal POR.
Problem is that an asynchronous reset (either POR or dedicated external signal) may cause occasionally unexpected state of registers if clock is already running. Reset must be synchronized to clock to overcome the issue.
There are several reason why POR may not be sufficient, e.g. non-monotic supply rise.
An external supply supervision chip with delay can solve problems, reset synchronization to clock may be still required.
Super ContributorIt's hard to tell without seeing the design, but just like any other logic design, your FPGA design should have a reset state it goes to after device programming.
Occasional ContributorHi sstrell
Attached is design itself. As said, reset is active low. Board has pullup resistor on reset pin with pushbutton. Top module "vga" does invert that logic so reset is high level for the modules on design: "assign _reset=!reset;".
As said, seems there is no reset at startup itself, so, need to do it by hand pressing button..
Maybe is better set reset active high on top module and go for a pull down resistor?.
Thanks in advance!
BR
- FvMHi,
according to project files, you are using MAX7000. It's a long time that I designed with the device family, if I remember right, it involves an internal POR.
Problem is that an asynchronous reset (either POR or dedicated external signal) may cause occasionally unexpected state of registers if clock is already running. Reset must be synchronized to clock to overcome the issue.
There are several reason why POR may not be sufficient, e.g. non-monotic supply rise.
An external supply supervision chip with delay can solve problems, reset synchronization to clock may be still required.- Armando1989Hi Fvm nice to hear you again
Seems as i need some supervisory chip with delay. Ive tried also uncheck power on dont care register content option, wo success... I still need to manually reset after power on for system to behave as expected.
If any other idea let me know
Thanks!
Br- FvM
Hi,
in some FPGA design that miss a hardware reset signal, I'm using a reset delay counter starting from POR. I fear logic cells in MAX7000 may be too scarce to implement it.
