Forum Discussion

robertzab's avatar
robertzab
Icon for New Contributor rankNew Contributor
9 months ago

Agilex 5 - PCIe

I have a Devkit - MK-A5E065BB32AES1. I downloaded the examples from the following link: https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html I...
Board Debug
robertzab's avatar
robertzab
Icon for New Contributor rankNew Contributor
8 months ago

Thank you for your response.

I’ve reviewed the documents and followed everything according to the documentation.
As I mentioned in my previous message – the system sees the device and has theoretically negotiated the link. Below is also a screenshot from SignalTap:

 

I'm also including the "Event Counter" tab from the console:

 

To be honest, I’m not sure where the issue is.

  • Wincent_Altera's avatar
    Wincent_Altera
    Icon for Regular Contributor rankRegular Contributor
    8 months ago

    Hi Robert,

    I am trying to use the same design and plug in to my Agilex5 Modular devkit.
    See if I am able to replicate your issue or not, I might take sometime as my devkit been occupied by other person for some urgent issue.
    Will get back to you within 3-5 days.

    Meanwhile,

    1. is it possible to try in another host ? see if the issue is following or not, so that we can narrow down either is fpga issue or host issue.
    2. Do you configure your Host setting ? normally the host setting by default will be "AUTO" for PCIe sides
      I ever experience certain type of host is unable to direct negotiated the speed which causing link up problem.
      Please try to set into your desired speed based on design instead of using "Auto"

    Regards,
    Wincent_Altera

    • Wincent_Altera's avatar
      Wincent_Altera
      Icon for Regular Contributor rankRegular Contributor
      8 months ago

      Hi Robert,

      I try to replicate in the same design that provided to you.
      the link up was success, and I do not found any unusual issue.

      1. is it possible to try in another host ? see if the issue is following or not, so that we can narrow down either is fpga issue or host issue.
      2. Do you configure your Host setting ? normally the host setting by default will be "AUTO" for PCIe sides
        I ever experience certain type of host is unable to direct negotiated the speed which causing link up problem.
        Please try to set into your desired speed based on design instead of using "Auto"

      Regards,
      Wincent_Altera