Forum Discussion
JonWay_C_Intel
Frequent Contributor
6 years agoFor MAX 10 PLL, you will need to meet the Input clock cycle-to-cycle jitter. See https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_datasheet.pdf (Table 27)