Forum Discussion

New Contributor

6 years ago

Accessing AS4C16M16SA-6TCN SDRAM (mister sdram module) (DE10 nano soc)

I'm trying to write to sdram using nios II, but it won't work (reading random values or 0). I added my projects files. Sorry for my language, english is not my main language

SDRAM_FPGA_WITHOUT_MISTER.rar37.9 MB

MEIYAN_L_Intel

Frequent Contributor

6 years ago

Hi,

According to ftp://ftp.intel.com/Pub/fpgaup/pub/Intel_Material/16.1/University_Program_IP_Cores/Memory/SRAM_Controller.pdf stated "SRAM Controller can be instantiated in a system using Qsys or as a standalone component from the IP Catalog within the Quartus II software".

May I know do you have instantiate the SRAM Controller IP component in your .qsys file?

Thanks

Forum Discussion

Accessing AS4C16M16SA-6TCN SDRAM (mister sdram module) (DE10 nano soc)

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA