Forum Discussion

New Contributor

5 years ago

About FPGA: Does Cyclone V (5CEA7 F896) support DDR3

Hi everyone About FPGA: Does Cyclone V (5CEA7 F896) support DDR3? If you support it, can you help provide the next user guide? It has a dedicated pin for DQS and ADDRESS. Can you h...

sstrell

Super Contributor

5 years ago

You can use the EMIF spec estimator to see what's supported:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/external-memory-interfaces-support/emif.html#

All EMIF IP documentation for older devices like CV can be found here:

https://www.intel.com/content/www/us/en/programmable/support/literature/lit-external-memory-interface.html

Forum Discussion

About FPGA: Does Cyclone V (5CEA7 F896) support DDR3

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work