Forum Discussion

New Contributor

5 years ago

40Gbps Ethernet MACPHY IP Hardware Demo Design using QSFP

Hello! I am trying to test the 40Gbps Demo for Stratix V in Quartus 18.1 Standard Edition. After compiling the project, I get the following error, even though the target device is right: Error (1...

SengKok_L_Intel

Regular Contributor

5 years ago

For 10G Ethernet design, you probably can refer to the link below. Please note that the Stratix V is an old device, therefore, the design example associated with this device was built in an older version of Quartus.

https://fpgacloud.intel.com/devstore/platform/15.0.0/Standard/an-705-scalable-10g-ethernet-mac-using-1g10g-phy/

Regards -SK

Forum Discussion

40Gbps Ethernet MACPHY IP Hardware Demo Design using QSFP

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA