smeng12New Contributor6 years ago请问,FPGA的差分ClK引脚,p管脚用作单端时钟输入或输出了,n管脚可否用作普通I/O,还是必须空着?如果不用空着,是否需要接地?谢谢
1 ReplyReplies sorted by Most LikedYuanLi_S_IntelRegular Contributor6 years ago你好,n 是可用作普通I/O的。如果没用,可以空着,因为里面会pull up。
Recent DiscussionsAgilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_AlteraAgilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPsSyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series designR-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not workPCIe Root Complex on DK-A5E013BM16AEA