Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. Boards & Dev Kits

Forum Discussion

rwang64's avatar
rwang64
Icon for New Contributor rankNew Contributor
5 years ago

请给我一份1ST085EN2F43E2VG的Net Length Information文件和原理图符号文件,谢谢

1 Reply

  • AR_A_Intel's avatar
    AR_A_Intel
    Icon for Super Contributor rankSuper Contributor
    5 years ago

    Hello

    Welcome to INTEL forum. You can find at Schematic Symbols (Cadence Capture CIS and Allegro DE-HDL (Concept Software)) https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/board-layout-test/pcb/pcb-cadence.html?elq_cid=4171900&erpm_id=2892549

    Under Stratix 10 TX family

Recent Discussions

  • madhan_m's avatar
    Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).
    2 days ago
    madhan_m
  • Fred_Barkins's avatar
    Mandelbrot viewer on Cyclone V - Platform Designer layout
    5 days ago
    Fred_Barkins
  • Ahmed_Sayed's avatar
    Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet
    5 days ago
    Ahmed_Sayed
  • toni771's avatar
    Stratix 10 GX SI Board - issue with the Board Test System (BTS)
    6 days ago
    toni771
  • DaveMM's avatar
    Stratix 10 Development Kit HiLo connector
    9 days ago
    DaveMM
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo