Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. Boards & Dev Kits

Forum Discussion

rwang64's avatar
rwang64
Icon for New Contributor rankNew Contributor
6 years ago

请给我一份1ST085EN2F43E2VG的Net Length Information文件和原理图符号文件,谢谢

AR_A_Intel's avatar
AR_A_Intel
Icon for Super Contributor rankSuper Contributor
6 years ago

Hello

Welcome to INTEL forum. You can find at Schematic Symbols (Cadence Capture CIS and Allegro DE-HDL (Concept Software)) https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/board-layout-test/pcb/pcb-cadence.html?elq_cid=4171900&erpm_id=2892549

Under Stratix 10 TX family

Recent Discussions

  • Thulasi's avatar
    Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera
    2 days ago
    Thulasi
  • Dexter22's avatar
    Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs
    2 days ago
    Dexter22
  • Thulasi's avatar
    SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design
    3 days ago
    Thulasi
  • zw_lee's avatar
    R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work
    3 days ago
    zw_lee
  • hmitani's avatar
    PCIe Root Complex on DK-A5E013BM16AEA
    3 days ago
    hmitani
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo