ljian50New Contributor6 years agoTime voilate with GPIO/DDIO in Arria 10 I have 8 groups 64 lines LVDS input, and 3 group of them received with GPIO, 5 group received with SERDES IP, but setup and hold time is not satisfyied abs_bf0_top.qar337 KB
Recent DiscussionsDoes anyone actually use the FPGA AI Suite?SolvedIntroducing the Altera Community AI Responder — BetaAI Suite - How to interpret these graphs in Model Analyzer GUISolvedAI Suite - Custom model in the FPGA building processSolvedAI Suite - Spatial IP outputs wrong valueSolved
