Forum Discussion

Occasional Contributor

6 years ago

Systolic Array CNN sample for Intel FPGA using OpenCL

Hi, Sorry if the question may not be completely relevant. I'm trying to find a reference design for the implementation of the convolution using OpenCL on Arria 10 FPGAs in a systolic fashion. I real...

KhaiChein_Y_Intel

Regular Contributor

6 years ago

Use a Single Kernel to Describe Systolic Arrays https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#xis1520273381539

An example use case of a 2D array of compute units is a systolic array of kernels. https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807965224.html

Forum Discussion

Systolic Array CNN sample for Intel FPGA using OpenCL

Recent Discussions

Error faced while executing on Agilex FPGA board....

AI Suite System Throughput Issue

Agilex 7 I-Series "aocl diagnose acl0" error following OFS

HLS Compiler 24.1 error - aocl-clang.exe - dll entry point not found

How Do I get the License for HLS?