Forum Discussion

Occasional Contributor

6 years ago

Reference/Example software (C/C++-codes) for NIOSII processor which is interfaced with intel MDIO IP

I am trying to configure an Ethernet PHY using MDIO . The MDIO lines of the Ethernet PHY is be connected to the intel MDIO IP in FPGA similar to the connection available in cyclone V GT evaluation b...

SengKok_L_Intel

Regular Contributor

6 years ago

Hi,

Probably you can refer to the user guide below, table 50 for the register map of MDIO.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf

Besides, you can use the IORD or IOWR IO macro to configure those register. Please refer to the handbook below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/nios2/n2sw_nii5v2.pdf

Regards -SK

Forum Discussion

Reference/Example software (C/C++-codes) for NIOSII processor which is interfaced with intel MDIO IP

Recent Discussions

Error faced while executing on Agilex FPGA board....

AI Suite System Throughput Issue

Agilex 7 I-Series "aocl diagnose acl0" error following OFS

HLS Compiler 24.1 error - aocl-clang.exe - dll entry point not found

How Do I get the License for HLS?