Forum Discussion

t_alars's avatar
t_alars
Icon for New Contributor rankNew Contributor
2 years ago
Solved

Logic elements utilization in FPGA

Hello All, I have an old design on cyclone 3 with Quartus 10 and the used logic elements (in ALMs) are 20k. Now, I migrate exactly the same design to Quartus 21 also I changed the FPGA to Cyclone V...
Board Debug
High-level Design Tools
  • Nurina's avatar
    Nurina
    2 years ago

    Hi Taha,


    Yes, with a large software jump I would expect differences in the project. Be it ALM usage or place & route or timing performance.

    This is because as the Quartus versions change the optimization algorithm also changes.


    I would suggest to also check for nodes that have been synthesized away. If your design is small enough, you can see it in the netlist viewers. It is easier to check in the warning messages too. Check for the below warning message

    "Warning (14320): Synthesized away node"


    Regards,

    Nurina


Nurina's avatar
Nurina
Icon for Regular Contributor rankRegular Contributor
2 years ago

Hi,


I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Feel free to open a new thread or login to ‘ https://supporttickets.intel.com ’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

If any answer from the community or Intel Support are helpful, feel free to rank your support experience by rating 4/5 survey. Please let me know of any inconvenience so that I may improve your future service experience.

Have a great day!


Best regards,

Nurina